Wire width dependence of hot carrier degradation in silicon nanowire gate-all-around MOSFETs

نویسندگان

  • Jin Hyung Choi
  • Jong-Tae Park
چکیده

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Performance Study and Analysis of Heterojunction Gate All Around Nanowire Tunneling Field Effect Transistor

In this paper, we have presented a heterojunction gate all around nanowiretunneling field effect transistor (GAA NW TFET) and have explained its characteristicsin details. The proposed device has been structured using Germanium for source regionand Silicon for channel and drain regions. Kane's band-to-band tunneling model hasbeen used to account for the amount of band-to...

متن کامل

Vacuum gate dielectric gate-all-around nanowire for hot carrier injection and bias temperature instability free transistor

Articles you may be interested in Improved carrier injection in gate-all-around Schottky barrier silicon nanowire field-effect transistors Appl. Mechanism and lifetime prediction method for hot-carrier-induced degradation in lateral diffused metal-oxide-semiconductor transistors Appl. Effects of gate bias on hot-carrier reliability in drain extended metal-oxide-semiconductor transistors Appl. D...

متن کامل

Gate-All-Around Silicon Nanowire MOSFETs: Top-down Fabrication and Transport Enhancement Techniques

Scaling MOSFETs beyond 15 nm gate lengths is extremely challenging using a planar device architecture due to the stringent criteria required for the transistor switching. The top-down fabricated, gate-all-around architecture with a Si nanowire channel is a promising candidate for future technology generations. The gate-all-around geometry enhances the electrostatic control and hence gate length...

متن کامل

Degradation mechanisms in gate-all-around silicon Nanowire field effect transistor under electrostatic discharge stress – a modeling approach

The failure and degradation mechanisms of gate-all-around silicon nanowire FET subjected to electrostatic discharge (ESD) are investigated through device modeling. Transmission line pulse stress test is simulated and device degradation physics is modeled. The device degradation level, interface state concentration and hard breakdown are shown and analyzed. From the model, we found that ESD stre...

متن کامل

Mobility and transverse electric field effects in channel conduction of wrap-around-gate nanowire MOSFETs

The current conduction process through a nanowire wrap-around-gate,B50nm channel diameter, silicon MOSFET has been investigated and compared with a B2mm wide slab, B200nm thick silicon (SOI) top-only-gate planarMOSFETwith otherwise similar doping profiles, gate length and gate oxide thickness. The experimental characteristics of the nanowire and planar MOSFETs were compared with theoretical sim...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:
  • Microelectronics Reliability

دوره 55  شماره 

صفحات  -

تاریخ انتشار 2015